* your input must be synthesizable and at the RT level.
* Lower level components must be included.
* All packages should be included.
* Total code is Limited to 77 lines (no more than 2000 characters)

VHDL To SystemC with VSC